compile:
	vlib work
	vcom -check_synthesis -bindAtCompile divide_16.vhd
	vcom -bindAtCompile testbench_divide_16.vhd

sim:
	vsim testbench_divide_16

clean:
	rm -rf work *.wlf transcript
